Qualification of Hardware Description Language Designs for Safety Critical Applications in Nuclear Power Plants
dc.contributor.author | John, A. K. | |
dc.contributor.author | Bhattacharjee, A. K. | |
dc.date.accessioned | 2021-01-29T09:23:27Z | |
dc.date.available | 2021-01-29T09:23:27Z | |
dc.date.issued | 2020 | |
dc.description.division | RCnD | en |
dc.format.extent | 4229 bytes | |
dc.format.mimetype | text/html | |
dc.identifier.source | IEEE Transactions on Nuclear Science, 2020. Vol. 67 (3): pp. 502-507 | en |
dc.identifier.uri | http://hdl.handle.net/123456789/22018 | |
dc.language.iso | en | en |
dc.subject | Bounded model checking | en |
dc.subject | formal verification | en |
dc.subject | field-programmable gate-array (FPGA) qualification | en |
dc.subject | VHDL | en |
dc.title | Qualification of Hardware Description Language Designs for Safety Critical Applications in Nuclear Power Plants | en |
dc.type | Article | en |