Symbolic representation for analog realization of a family of fractional order controller structures via continued fraction expansion
dc.contributor.author | Pakhira, A. | |
dc.contributor.author | Das, Saptarshi | |
dc.contributor.author | Pan, I. | |
dc.contributor.author | Das, Shantanu | |
dc.date.accessioned | 2015-12-15T08:07:08Z | |
dc.date.available | 2015-12-15T08:07:08Z | |
dc.date.issued | 2015 | |
dc.description.division | RCnD | en |
dc.format.extent | 4386 bytes | |
dc.format.mimetype | text/html | |
dc.identifier.source | SA Transactions, 2015. Vol. 57: pp. 390-402 | en |
dc.identifier.uri | http://hdl.handle.net/123456789/12088 | |
dc.language.iso | en | en |
dc.subject | Analog realization | en |
dc.subject | Continued fraction expansion(CFE) | en |
dc.subject | Domino-ladder | en |
dc.subject | Fractional order controller | en |
dc.subject | FO[PD] controller | en |
dc.subject | FO lead–lag compensator | en |
dc.subject | Symbolic realization | en |
dc.title | Symbolic representation for analog realization of a family of fractional order controller structures via continued fraction expansion | en |
dc.type | Article | en |